| Title | A Hardware-Aware Neural Architecture Search Pareto Front Exploration for In-Memory Computing |
| Author | |
| Corresponding Author | Ngai Wong |
| DOI | |
| Publication Years | 2022-10
|
| Conference Name | in Proc. 2020 IEEE 16th Int. Conf. Solid-State and Integrated Circuit Technology (ICSICT)
|
| ISBN | 978-1-6654-6907-4
|
| Source Title | |
| Pages | 1-4
|
| Conference Date | 2022-10-25
|
| Conference Place | Nanjing
|
| Keywords | |
| SUSTech Authorship | Others
|
| URL | [Source Record] |
| Data Source | 人工提交
|
| PDF url | https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9963263 |
| Citation statistics |
Cited Times [WOS]:0
|
| Document Type | Conference paper |
| Identifier | http://kc.sustech.edu.cn/handle/2SGJ60CL/416308 |
| Department | SUSTech Institute of Microelectronics |
| Affiliation | 1.Southern University of Science and Technology 2.The University of Hong Kong |
| Recommended Citation GB/T 7714 |
Ziyi Guan,Wenyong Zhou,Yuan Ren,et al. A Hardware-Aware Neural Architecture Search Pareto Front Exploration for In-Memory Computing[C],2022:1-4.
|
| Files in This Item: | There are no files associated with this item. | |||||
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment